Faults in Digital Testing Systems
Faults in Digital Testing Systems
CONTENTS
Why model faults? Types of faults Stuck-at faults Fault detection and Redundancy Sensitization and Detectability Conclusion
TYPES OF FAULTS
i. ii. Logical Fault Models Structural faults & Functional faults Intermittent faults Single and multiple faults
INTERMITTENT FAULTS
They Depend on the frequency and statistical details of their occurrence The data is not available and so online testing is the only solution to detect intermittent or transient faults.
STUCK AT FAULT
If a line is shorted with Power or Gnd leading to the line taking a fixed logical value then it is a stuck-at fault denoted by s-a-v, v is in {0,1}. A line with only one fan-out takes a constant value and hence appear as a stuck fault.
CONTD
A circuit with fault f transforms N to Nf. So the circuit realizes Zf(x) instead of Z(x). Let t be a test vector. Then,
A test (vector) t detects a fault f iff Zf(t) is different from Z(t)
For a single output circuit, a test t that detects a fault f makes Z(t) = 0 and Zf(t) = 1 or vice versa. The set of all tests that detect f is given by the solutions of the equation Z(x) EXOR Zf(x) = 1
SENSITIZATION
A line whose value in the test t changes in the presence of the fault f is said to be sensitized to the fault f by test t. A path composed of sensitized lines is called a sensitized path.
DETECTABILTY
A fault f is said to be detectable if there exist a test t that detects f otherwise f is an undetectable fault. Undetectable faults-These are not harmless, as they would prevent the detection of other faults.
Y1=~y1x+~y1y2 Y2=xy1(~y2)+~xy2+~y1y2
A combinational Undetectable Simplification circuit with an fault Rule undetectable stuck fault is redundant. AND(NAND) input s- Remove Input a-1 We may remove at least one gate input AND(NAND) input s- Remove gate, a-0 replace by 0(1) or a gate and continue with OR(NOR) input s-a-0 Remove Input simplification.
OR(NOR) input s-a-1 Remove gate, replace by 1(0)
CIRCUIT MINIMIZATION
IRREDUNDANT CIRCUIT
A circuit in which all stuck faults are detectable is called an irredundant circuit. Simplification can be in the form of combining two inverters into a single line etc. Redundancy can also be used to reduce hazards in circuits.
CONCLUSIONS
Fault analysis becomes logical rather than a physical problem Many different physical faults may be modeled as the same logical fault decrease in complexity Most fault models are technology independent and so the models need not change with the rapidly changing technology.
REFERENCE
Digital systems testing and testable design by Miron Abramovici
THANK YOU
QUERIES ???