STA_Assignment_1
STA_Assignment_1
1. Compute the setup slack and hold slack for the following design
D Q Combo D Q
logic
FF FF
1 2
Clk
Specification
Clock period = 6ns
Tclk-q(max) = 1ns
Tclk-q(min) = 0.8ns
Tcombo(max) = 3ns
Tcombo(min) = 1.8ns
Tsetup/Thold = 0.2ns
2
2. Compute the setup slack and hold slack for the following design
D Q Combo D Q
logic
FF FF
1 2
Clk
Specification
Clock period = 10ns
Tclk-q(max) = 1.2ns
Tclk-q(min) = 0.5ns
Tcombo(max) = 2ns
Tcombo(min) = 1.1ns
Tsetup/Thold = 0.3ns
3
3. Compute the setup slack and hold slack for the following design
D Q Combo D Q
logic
FF FF
1 2
Clk
Specification
Clock period = 10ns
Tclk-q(max) = 0.9ns
Tclk-q(min) = 0.7ns
Tcombo(max) = 1.1ns
Tcombo(min) = 0.4ns
Tsetup/Thold = 0.3ns
4
4. Compute the setup slack and hold slack for the following design
D Q Combo D Q
logic
FF FF
1 2
Clk
Specification
Clock period = 10ns
Tclk-q(max) = 1.1ns
Tclk-q(min) = 0.7ns
Tcombo(max) = 1.0ns
Tcombo(min) = 0.8ns
Tsetup/Thold = 0.4ns
5
5.Find the maximum frequency in the following circuit
D Q Combo D Q
logic
FF FF
1 2
Clk
Specification
Tclk-q(max) = 1.5ns
Tclk-q(min) = 1.1ns
Tcombo(max) = 2ns
Tcombo(min) = 1.7ns
Tsetup/Thold = 0.1ns
6
6. Compute the setup slack and hold slack for the following design
Buf1
Inv1
D Q D Q
FF1 FF2
Buf1
Clk
Specification
Clock period = 10ns
Delay of Buf1, max = 0.7ns
Delay of Buf1, min = 0.3ns
Delay of Buf2, max = 0.8ns
Delay of Buf2, min = 0.2ns
Delay of Inv1, max = 0.7ns
Delay of Inv1, min = 0.3ns
Tclk-q(max) = 1.2ns
Tclk-q(min)
7 = 0.5ns
Tsetup/Thold = 0.1ns
7. Compute the setup slack and hold slack for the following design
Buf 3
Inv1
D Q D Q
FF1 FF2
Buf 2
Buf1 Buf 4
Clk
Specification
8
8. Compute the setup slack and hold slack for the
following design
Inv 1 Inv 2
D Q D Q
FF1 FF2
Buf 2
Buf1 Buf 3
Specification